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Research on 3D IC design is actively conducted for its high logic density and
excellent performance, compared with conventional 2D Integrated Circuit
(IC) design. In this study, we explore the architecture and the EDA on 3D
Field Programmable Gate Array (FPGA) which is implemented by stacking
the conventional 2D FPGAs. Thermal and Through Silicon Via (TSV)
reduction are two of the major design challenges we focus on in this thesis.
As the uni-directional based routing architecture becomes dominant, we use
the uni-directional based routing architecture as the base to build the 3D
FPGA architecture in this study. For the uni-directional routing based 3D
architecture, we believe that the ﬁxed direction in the vertical channel may
waste the TSV usage. Therefore we put some eﬀort to the routing switch
design in order to use TSV more eﬃciently besides the 3D SB design.
On the other hand, we develop the evaluation software based on VPR 5
at the EDA side. Also we improve the placement algorithm so that fewer
number of TSV is required for the 3D FPGA placement and routing. Fur-
thermore, we add the HotSpot thermal model into the software to imple-
ment the thermal aware placement to tackle the thermal issue cause by the
viii
high power density of 3D stacking.
Our experiment with 20 MCNC benchmarks shows that our 3D architecture
is able to reduce about more than 25% delay and planar channel width
compared with the 2D baseline. In addition, our proposed architecture
with corresponding placement algorithm is able to use 16% fewer number of
TSV in average compared with the state-of-the-art work. As for the thermal
issue, our proposed placement algorithm is able to reduce the temperature
but the run time needs to be improved.
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In the modern electronic design, FPGAs are favourable for digital circuit
implementation in many key areas, for example Application Speciﬁc Inte-
grated Circuit (ASIC) prototyping, data processing, and communication,
because of its programming ﬂexibility and fast time-to-market over ASICs.
It is well studied that the interconnect routing resource of FPGA brings
programming ﬂexibility but leads to poor logic density, low circuit speed,
and high power consumption. Several studies indicate that the routing
resource takes the dominant portion in total power consumption, chip area,
and circuit delay. In [9], the study of Xilinx XC4003A power consumption
shows that interconnect routing resources would consume up to 65% of
total power. In addition, it is reported that more than 90% of total chip
area would be taken by routing area [10] and up to 80% of total delay is
from interconnect delay [11]. As a result, FPGA’s performance is still far
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behind ASIC.
Although those disadvantages limit the FPGA’s application, the trend
of demand is continually strong in the near future. It motivates the re-
searchers in institutes as well as in industries to enhance FPGA’s perfor-
mance through both hardware and EDA improvement.
The rise and popularity of 3D integrated chip (IC) design technology in the
recent years, like a strong dose, is now pushing FPGA performance much
closer to ASIC-like. The 3D IC design is to stack the conventional 2D dies
vertically so that each component has more near neighbours. It enhances
the logic density, and reduces wire delay and routing power consumption
signiﬁcantly. Many studies on 3D IC integration design have proved its ex-
cellent performance over 2D conventional IC design. In [12, 13], the study
on performance of 3D architecture shows that the delay can be improved
more that 20%. The study of power consumption from [14] shows that
up to 77.5% read power can be saved for 3D stacked DRAMs in the Tez-
zaron systems. Giving those beneﬁts, we are motivated to study the 3D
FPGA. In this thesis we focus on exploring the architecture and EDA of
3D FPGA which is implemented by stacking conventional 2D FPGA dies.
Furthermore, we pay our attentions more on the TSV reduction and chip
temperature reduction which are the two major design issues in the 3D IC
2
design.
1.1 2D FPGA Overview
Unlike early FPGA design, modern FPGAs have many diﬀerent module
blocks, such as DSP blocks, analog blocks, memory blocks and high speed
communication modules, in order to adapt the complexities, varieties, and
low cost of modern electronics design. Nonetheless, the dominant part of
FPGA is always its programmable array. FPGA’s programmable array is
composed of two parts, the Cluster-based Logic Block (CLB) and routing
resources which can be further divided into, routing track, SB and CB.
Any digital circuit can be implemented on the FPGA by properly synthe-
sising and mapping the circuit to the programmable array. In addition,
the circuit can be erased and be reprogrammed for multiple times. FPGA
is favourable as a balanced solution between microprocessor and ASIC be-
cause the application on FPGA can run faster than on microprocessor and
time-to-market is much shorter than ASIC design. However, heavy price is
paid on power, area, and delay in order to achieve the programming ﬂexi-
bility. Therefore, research is constantly conducted in order to reduce those
costs.
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Beside optimization of the hardware architecture, software EDA for the
circuit placement and routing is another part of FPGA research which can
reduce those costs as well. A typical EDA ﬂow has 5 stages described in
Figure 4.1.
Figure 1.1: FPGA EDA Flow [1]
The description of circuit either in HDL or schematics is ﬁrstly translated
and synthesized to CLB based circuit. Then each CLB’s location on FPGA
array is decided at placement stage. A detailed routing is later carried out
to connect the input/output (I/O) of CLB in the routing stage. Lastly the
FPGA programming ﬁle normally called Bit-stream is generated. Once the
Bit-stream is programmed into the FPGA through JTAG interface, FPGA
4
can perform tasks as described in the ﬁrst stage.
The architecture together with its EDA software decides the ﬁnal circuit
performance on FPGAs. Therefore, when a new architecture is designed,
the corresponding EDA software should also be implemented accordingly
to optimize the performance.
1.2 Overview of 3D FPGA
Same as the 3D ASIC design, 3D FPGA design aims to improve the cir-
cuit speed as well as the delay and routing power consumption. So far, a
commercial 3D FPGA has not been released to the market, but, in the re-
search area, various design issues regarding to the 3D FPGA architectures
and EDA have been actively discussed in the past a few years.
At the architecture level, 3D FPGA can be categorized into two types,
stacking the components such as [15, 16, 17] and stacking the conventional
2D FPGA such as[18, 19, 20]. The later 3D architecture is the type we
discuss in the rest of the thesis because we believe this kind of architecture
is closer to the future commercial 3D FPGA.
Figure 1.2a is one example of stacking components designs. The technology
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(a) Stack Diﬀerent Layers [16]
(b) Stack a Number of 2D
FPGA layers
Figure 1.2: Two Diﬀerent 3D FPGA Architectures
used by those designs is diﬀerent from 3D stacking technology since those
designs require the interlayer connection and landing pads with comparable
size to the metal wire and metal via. Instead of stacking the traditional
full CMOS process at each layer, the technology used in [15, 16] stacks
components in a way such that the switch layer is uniformly comprised
with one MOS transistor while the memory layer is implemented by 2-T
ﬂash or a programmable solid-electrolyte switch. The simulation based on
VPR shows it can achieve much better performance than a baseline 2D
FPGA [15, 16]. Another kind of 3D FPGA based on stacking components
utilizes Nanoelectromechanical (NEM) relay technology to spread the CLB,
SB and CB into diﬀerent layers. It is quite similar to a face-to-face die
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stacking based 3D FPGA. However, both designs later diminish. One of
reasons is that the FPGA volume is not enough to drive the development
of these technologies into the industry.
Figure 1.3: Evolution of 2D SB to 3D SB
Stacking the traditional 2D FPGA using TSV for interlayer connection as
plotted in Figure 1.2b is discussed frequently. At architecture level, this
approach keeps the general architecture of 2D FPGA with the extension
of the SB from 2D to 3D as shown in Figure 1.3. Since every layer is
homogeneous, the design cost is low and scalability to any number of layers
is relatively ﬂexible. However, due to the technology constraint on the size
of TSV, vertical channel width, CHANZ, cannot be as wide as the planar
channel width, CHANX and CHANY. Many eﬀorts have been put to TSV
reduction while keeping the cost on delay and area to be as low as possible.
7
On the other hand, with the increment of the logic density, the power den-
sity is increased at the same time. This leads to the temperature increase
dramatically compared with the 2D FPGA. Therefore, thermal issue should
be considered in the design of both hardware and software.
In the rest of this thesis, we focus the discussion on the die stacking based
3D FPGA because the technology gets mature and the development is
frequently conducted in both research and industry.
1.3 3D FPGA Design Issues
Although the die stacking based 3D FPGA can bring great beneﬁts to
performance, various issues need to be addressed in order to optimize the
performance. In this thesis, we present our solution to two major issues:
1. Due to the TSV technology constraints, a TSV usually occupies very
large area compared with the ﬁnest process technology, such as the
diameter of TSV and the corresponding keep out zone. Furthermore,
TSV pitch which means the distance between the center of two ad-
jacent TSV is still too wide and limits the TSV density. Therefore,
how to use TSV more eﬃciently or how to reduce the number of TSV
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used for the circuit placement is a great challenge for the survival of
the 3D FPGA.
2. By stacking dies vertically, the power density per area increases rapidly
with the number of stacking layers. How to lower down the temper-
ature with less penalty on performance is another issue to maintain
system stability and to keep the circuit performance.
1.4 Our Solutions
In order to solve the issues we mentioned in the previous Section 1.3, we
propose our solutions from the architecture and the EDA design respec-
tively. However, it does not mean that there is no relationship between
the architecture and EDA software. On the contrary, the architecture and
EDA are close related. The architecture must have the corresponding EDA
to optimize the performance.
In this study, we discuss the performance of the uni-directional routing
based 3D FPGA with 2 types of 3D SBs aiming to optimize the delay and
to reduce the number of TSVs needed for the circuit placement. Unlike
previous studies focusing frequently on 3D SB topology for the architecture
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exploration, we take a diﬀerent step to oﬀer a direction conﬁgurable switch
to further reduce the TSV demand.
Following, we present our EDA software which includes TSV aware place-
ment algorithm and thermal aware placement algorithm to evaluate the
architecture and also the placement algorithms themselves. The EDA soft-
ware is developed based on two open source software, VPR 5 [21] with its
corresponding power model [22], and HotSpot [23]. By integrating those
software, we are able to introduce the additional thermal cost in the place-
ment stage to optimize the circuit performance and to reduce the thermal
impact.
During the design space exploration, we use the EDA software we develop
and 20 MCNC benchmark circuits to explore the performance and enhance-
ment of 3D FPGA with various conﬁgurations and parameter values. For
the TSV aware placement, we compare with the results under diﬀerent
values of cost weights in the cost function. Regarding to thermal aware
placement, we make the compare between the placement without the pres-
ence of the thermal cost and with the thermal cost.
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1.5 Thesis Contributions
This thesis investigates two issues regarding to the 3D FPGA, the TSV
reduction and the thermal alleviation through both the hardware approach
and the software approach. Our results show that we can resolve those two
issues with reasonable performance, such as circuit speed, planar channel
width and TSV reduction. The contributions of this thesis are as follow:
1. From the hardware perspective, a uni-directional routing based 3D
FPGA is proposed. In addition, we design two diﬀerent types of 3D
SBs aiming to reduce TSV usage while keeping good circuit speed.
Furthermore, we also design a new switch, Uni-Bi (UB) switch, for
the vertical channel (TSV) such that we can use the TSV more eﬃ-
ciently and hence reduce the number of TSVs placed per FPGA tile
in average.
2. For the EDA software perspective, we implement placement and rout-
ing software based on VPR 5 for the uni-directional routing based 3D
FPGA. Based on the characteristics of the uni-directional 3D FPGA,
we develop the new placement algorithm which is used to reduce the
TSV needed for the circuit placement and routing. We call this place-
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ment algorithm "even number". It means the algorithm is based on
the architecture that the number of TSVs used to transmit the sig-
nals in the downward and upward direction is the same. By using the
UB switch, we also implement the corresponding EDA ﬂow, "place
twice", aiming to further reduce the number of TSV per FPGA tile.
Besides, we implement the thermal aware placement by combining
VPR power model and HotSpot.
3. From the design space exploration, it shows that our proposed 3D
architecture with the corresponding EDA software is able to place
and route the circuit with the delay less than 75% of the 2D baseline
FPGA. The average planar channel width of the 3D FPGA is also less
than 75% of the 2D baseline. Our best result shows that we can use
16% of fewer number of TSVs compared with the state-of-the-art work
in average. Our thermal aware placement algorithm shows that the
temperature of the chip can be reduced but the time of completing




The rest of the thesis is organized as follows. Firstly, the background of
FPGA, EDA and related works are discussed in Chapter 2. In Chapter 3,
the 3D FPGA architecture is presented for the uni-directional routing based
with design of 3D SBs and "Uni-Bi" (UB) switch. In Chapter 4, we present
our 3D EDA software and ﬂow. We explore various design conﬁguration
and parameter values in the Chapter 5. The conclusion and future work is
discussed in Chapter 6.
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2 | Background and RelatedWork
FPGA is a kind of ICs whose functionality is implemented by programming
its reconﬁgurable circuit. It can be conﬁgured multiple times for the pur-
pose of system upgrade or function changes. Nowadays, FPGAs are widely
used in the area of ASIC prototype, medical, automotive, and automation
because of its ability on quick implementation with faster processing speed
than microcontrollers.
In this chapter, we review the architecture and EDA development of the
3D FPGA. In Section 2.1, we introduce the 2D FPGA architecture which is
the base model for the 3D stacking architecture. Then we introduce the 3D
IC architecture in Section 2.2. Section 2.3 presents the base software and
tool chain that we modify and implement for the 3D architecture. At last,
we review the previous works on the 3D FPGA and thermal modelling.
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2.1 2D FPGA Architecture
In addition to programmable logic arrays, a modern FPGA is composed of
many diﬀerent types of modules, such as digital signal processing (DSP)
unit, arithmetic logic unit (ALU), memory, or high-speed communication
interface. Nonetheless, the programmable array still takes the dominant
portion in the FPGA design because it is the key component to oﬀer the
programming ﬂexibility in the circuit implementation and short time-to-
market.
The fundamental architecture of a FPGA is composed of three parts, I/O
block, CLB, and programmable routing which are shown in Figure 2.1.
Each CLB can implement a small portion of the circuit. I/O block can be
used as either input or output. The programmable routing is used to link
all the CLB and I/O block together as the netlist requires. In the Section
2.1.1, a more detailed view of each part is introduced.
2.1.1 Cluster-based Logic Block
The CLB as stated before, is the abbreviation of cluster-based logic block
shown in Figure 2.2. It is a collection of smaller logic blocks, Basic Logic
15
Figure 2.1: 2D FPGA in Abstract Level [2]
Element (BLE). Each BLE can implement a smaller portion of logic than
the CLB. With local interconnect network within a CLB, it can form more
complex logic circuit.
By closely looking at the inner part of the BLE, it can be further decom-
posed into a Look-up Table (LUT), a register and a two-input multiplexer
as shown in Figure 2.3. The LUT is in fact a multiplexer with SRAM
storing the output values. The number of a LUT inputs (the same as BLE
inputs) K decides the number of data bit that a LUT can store as 2K . A
simple logic such as AND gate can be implemented by mapping the truth
16
Figure 2.2: Cluster-based Logic Block
table to the corresponding LUT data bit. The respective AND gate output
can be generated according to the LUT inputs. If required, a BLE can be
implemented as either sequential circuit or combinational circuit by choos-
ing the LUT output or clock based register output accordingly as shown in
Figure 2.3.
For the purpose of the simpliﬁcation, we use following parameters, which
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are the same as in [1] to describe the CLB:
• I: the number of a CLB inputs
• N : the number of BLEs in a CLB or number of a CLB output
• K: the size of a LUT or the number of a BLE inputs
Figure 2.3: Basic Logic Element
For the rest of the thesis, our discussion on the FPGA architecture always
uses the LUT with its size, K = 4.
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2.1.2 Programmable Routing
The programmable routing is composed of three parts, SB, CB, and routing
channel as shown in Figure 2.4. SB is used to connect routing tracks from
one to another at every crossing point of routing channel CHANX and
CHANY [24]. CB is used to connect the I/O of CLB or I/O block to the
routing track adjacent to it [24]. The routing channels surround the four
side of a CLB and are used to transmit signal among CLBs and I/O blocks.
Figure 2.4: 2D FPGA Architecture (Island Style)
To describe the routing resources, we have the following parameters which
are also used in [24, 1]:
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• Fc(CB ﬂexibility): the number of tracks or (percentage of total chan-
nel width) that an I/O of CLB or the I/O block can connect to in a
CB
• Fs(SB ﬂexibility): the number of tracks that an incoming tracks can
connect to in a SB
• W (channel width): the number of tracks in a routing channel
• L(length of track): the number of CLBs that a track spans.
In addition, another programming routing parameter discussed in [25] and [26],
called internal population, is used to describe the connectivity of track with
length more than 1 as shown in Figure 2.5.
Figure 2.5: Internal Population
In Figure 2.5, it shows four diﬀerent population cases for the SB and CB
with wire length L = 5. For the track 1, the population of the wire for the
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SB and CB is 100%. For the track 2, the population of the wire for CB is
80% since 4 CBs out of 5 are connected and 67% of the population of the
wire for the SB as 4 SBs out of 6 are connected. For any routing track with
length more than 1, it should have the population rate of the SB greater
than 0% due to the fact that the two ends of the track should connect to
the SB. We use Pc and Ps to represent the CB and SB internal population
of the corresponding tracks.
In the early time, FPGAs use a bidirectional base programmable routing
architecture, such as Xilinx XC4000 [27]. In the current commercial FPGA
like [28] and [29], uni-directional routing base architecture becomes popular
because of its better performance in power, delay and area. For the bidi-
rectional routing architecture, signal can be transmitted in either direction
in a speciﬁc track. However, for the uni-directional routing architecture,
the signal can be transmitted in one direction only for a speciﬁc track as
shown in Figure 2.6 from [3].
According to the study of [3], 32% of Area Delay Product (ADP) saving
can be achieved by adapting the uni-directional routing architecture.
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Figure 2.6: Bi-directional and Uni-directional Wires [3]
2.2 3D IC Architecture
Pursuing for faster speed with lower power consumption, 3D IC design is
actively developed in both research and industry when there is little space
for shrinking transistor size to continuously keeping the validity of Moore’s
Law. By stacking the dies vertically, 3D IC can improve the interconnect
delay and system performance signiﬁcantly [30], compared with the 2D
design.
In a simpliﬁed model, a 3D IC is implemented by stacking the conventional
2D IC die vertically. Among each dies, the TSV is used for interlayer
connection. In [31] and [4], it describes three types of die bondings and
two types of TSVs as shown in Figure 2.7.
Face-to-face bonding is to place the device layer of two dies towards each
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Figure 2.7: Three Types of Die Bondings and Two Types of
TSVs [4]
other. The back-to-back bonding is similar to face-to-face bonding except
the substrate layers being placed towards each other. The face-to-back
bonding is to place one die on top of the other with same layer sequence.
Via-ﬁrst TSV and via-last TSV are two fabrication technologies that fab-
ricate TSV before fabricating device and metal layer or not accordingly.
For the rest of this thesis, face-to-back bonding technology is applied for 3D
FPGA architecture since it has good scalability to any number of layers. In
addition, TSV fabrication technologies are not in the scope of this thesis.
However, in our discussion, we will consider the delay and area cost of TSV
which is our focus.
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2.3 EDA Framework
VPR [5] and HotSpot [7] are two open source programs which are widely
used in the academic research for 2D conventional FPGA architecture eval-
uation and IC thermal proﬁle simulation accordingly. In Section 2.3.1 and
Section 2.3.2, we brieﬂy introduce these two programs.
2.3.1 VPR Framework
VPR, the abbreviation of Versatile Place and Route, is the EDA program to
perform circuit placement and routing on FPGA. The general ﬂow of VPR
is to ﬁrstly read the technology mapped netlist and FPGA architecture ﬁle
and then to perform the placement followed by routing. The results are
stored in the output ﬁle as shown in Figure 2.8.
Since 1997, VPR has been developed and updated for several versions.
In this thesis, we use VPR 5 [21] as the base software framework which
is not the latest one but enough for us to use. VPR, only itself, is not
suﬃcient to implement a complete ﬂow from HDL circuit description ﬁle
to the ﬁnal placement and routing. In Section 2.3.1.1, a brieﬂy EDA ﬂow
is discussed. In addition, a power estimation model [22] is developed based
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Figure 2.8: VPR Flow [5]
on VPR 5.0 is brieﬂy discussed also. VPR 5 uses Simulated Annealing
(SA) algorithm to perform the placement. Section 2.3.1.2 discusses VPR
placement algorithm since the placement has signiﬁcant impact on the 3D
FPGA circuit performance.
2.3.1.1 VPR Based EDA Flow
Figure 2.9 shows the EDA ﬂow that VPR uses. A circuit described in
Verilog HDL is translated into ﬂattened netlist of logic block and black
boxes by ODIN [32]. ABC [33] then synthesizes the output of ODIN to the
.blif format with LUTs and ﬂop ﬂops. T-Vpack [1] packs the LUTs and ﬂip
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ﬂops into logic blocks. At last VPR performs the placement and routing.
Figure 2.9: VPR EDA FLOW [6]
2.3.1.2 VPR Placement
The placement algorithm is used to identify the location of each CLB on
FPGA. The object of placement is to move CLBs to a proper location in
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order to achieve various optimization purposes, such as delay minimization,
wire length minimization or power minimization. In VPR, a SA based




while ExitCirterion() == False do  Outer loop
while InnerLoopCriterion() == False do  Inner loop
Snew = GenerateV iaMove(S,Rlimit);
C = Cost(Snew)− Cost(S);
r = random(0, 1);





end while  Inner loop
end while  End Outer loop
Figure 2.10: Pseudo Code of a Generic SA Based Placer [1]
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Figure 2.10 lists the pseudo code of a SA placement. A cost function,
Cost(), is developed to access the cost variation for any CLB placement
change. An initial cost can be calculated by placing each CLB randomly.
The cost can be changed by moving a CLB to a new location or exchang-
ing the locations of any two CLBs. Such movement is accepted if C is
negative at the tendency of cost reduction. However, if C is positive,
the acceptance of the movement is depending on the value of e−C/T . T
(temperature) controls the probability that a movement can be accepted
while C > 0. The inner loop exits criterion and inner loop exit criterion
are deﬁned by the annealing scheduler.
2.3.1.3 VPR Power Model
VPR power model [34, 35] is ﬁrstly developed under VPR 4 and is upgraded
to VPR 5 later with power estimation for uni-directional routing architec-
ture [22]. Figure 2.11 shows the software ﬂow of VPR 5 power model which
is extracted from [36].
The benchmark circuit is in the .blif format. The ABC is used to map the
circuit to the LUT of diﬀerent number of input such as 4, 5, or 6. The
Input simulation of circuits together with CLB based .net ﬁle and LUT
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Figure 2.11: VPR 5 Power Model Software Flow
based .blif ﬁle is used by ODIN II to generate the switching activity ﬁle
which is used after post routing stage for power calculation. In this thesis,
we modify the VPR 5 power model to estimate the power consumption
for individual FPGA thermal tile at the placement stage since the power
proﬁle is essential for the thermal estimation.
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2.3.2 HotSpot Thermal Framework
HotSpot is an open source program which is used to study the thermal
proﬁle at the architectural level. It uses Finite Element Method (FEM) to
build the equivalent thermal RC circuit network as shown in Figure 2.12.
Based on HotSpot model, Hotﬂoorplan [37] is developed. It is a SA based
program for thermal aware ﬂoorplan. In this thesis, we develop the 3D
FPGA thermal proﬁle based on Hotﬂoorplan.
Figure 2.12: HotSpot RC thermal model [7]
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2.4 Related Work
In this section, we review the related works from three ﬁelds. In Section
2.4.1, we discuss the related work on 3D FPGA architecture. In Section
2.4.2, we review the EDA development of 3D FPGA in the previous work.
At last, we review the thermal model related work for 3D IC modelling.
2.4.1 3D FPGA Architecture
As we know [38] is the ﬁrst paper which discusses 3D FPGA architecture.
According to [38], an average of 13.8% of wire reduction can be achieved
when changing from 2D FPGA to 3D FPGA architecture. However, it
does not reveal the circuit delay improvement and detailed architecture. In
addition, it does not involve the consideration of the TSV size which still
takes large area in μm2 scale.
[39] and [40] propose a 3D FPGA architecture (Rothko) which is developed
based on the Triptych architecture [41]. Although, it is reported by [41]
that the Triptych architecture yields better logic density and performance
than the traditional architecture, it is not adapted by the major FPGA
vendor. On the other hand, [39] and [40] do not oﬀer the performance
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improvement of the 3D architecture.
[42] and [43] propose a 3D Tree-based FPGA. In their discussion, they
analyze the design constraint on the number of TSV with thermal issue
and propose their solutions which show signiﬁcant reduction on the number
of TSV with little performance penalty. However, the architecture they
propose is quite diﬀerent from the main stream. As a result, adopting their
3D architecture in the industry may result in very high cost compared with
using the existing uni-directional routing based architecture.
[15] and [16] propose monolithically stacked 3D FPGA which distributes
components into diﬀerent layers. The 3D architecture described in [16]
shows that the logic density is 3.3 times of the baseline 2D FPGA with
2.35 times lower critical path delay and 2.82 times lower dynamic power
consumption.
[17] proposes a 3D FPGA architecture utilizing NEM relay technology,
called 3D CMOS-NEM FPGA. It is reported that up to 41.9% delay re-
duction can be achieved compared with the baseline.
However, both monolithically stacked 3D FPGA and 3D CMOS-NEM
FPGA require special fabrication technologies which are not widely used
in industry or research.
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Focusing on the more common die stacking based 3D architecture, [18] [19]
[44] [20] and [45] take eﬀorts on the stacking traditional 2D FPGA with
3D SB. In [18] [19] [44] and [20], TSV issue regarding to size and area cost
is considered and studied. Those works concentrate more on the 3D SB
design to raise the TSV utilization and to reduce number of TSVs required
per 3D SB. [44] and [20]’s results show good 3D SB topology can reduce
not only the TSV demand but also the critical path delay. In addition,
delay cost is also considered in their design to balance the cost with area.
[45], on the other hand, proposes a new architecture for TSV reduction
by using heterogeneous SB architecture (2D and 3D SB exist at the same
time). However, such architecture has diﬃculties of physical layout since
it assigns large number of TSVs in a few 3D SB.
2.4.2 3D FPGA EDA Software Tools
[18] and [45] develop their own EDA ﬂow and software for architecture
evaluation referring VPR ﬂow.
The EDA software described in [18] is called TPR which is evolved from
VPR 4.3. The placement of TPR ﬁrstly uses hMetis [46] to partition the
circuit into several parts (according to number of layers) with almost equiv-
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alent number of CLBs while the number of interconnect among any of two
parts is almost the same. After the initial layer assignment, TPR then
starts the placement at each layer from the ﬁrst to the last according to
the order of the layer. The routing program of TPR is almost the same as
VPR. As indicated in [18], TPR’s placement algorithm time is much faster
than SA based. However, regarding to the delay, a SA based 3D placement
algorithm which is also proposed in [18] can yield better result.
3D MENADER, another 3D FPGA EDA framework, is proposed in [45]
and [47] by combining the EX-VPR[48] and TPR framework. Compared
with TPR, 3D MEANDER has more functions and options of conﬁguration,
such as the 3D SB conﬁguration, power estimation and option for diﬀerent
3D layout. The EDA ﬂow is more or less the same as TPR.
Nonetheless, both of them investigate the bidirectional routing based 3D
FPGA. Since the uni-directional routing based FPGA is dominant in the
market. It is necessary for us to implement a new EDA software to explore
the uni-directional routing based 3D FPGA.
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2.4.3 Thermal Estimation
The compact thermal model is nowadays used in many research for thermal
modelling. In [49], a cell level 2D IC thermal model and thermal-aware
placement algorithm are proposed. The author builds the thermal resistor
network by applying the Finite Diﬀerence Method (FDM) which can be
considered as a special case of FEM. The thermal placement algorithm
used by [49] is developed from SA, and it is similar to the one we introduce
in Section 2.3.1.2.
[37]’s thermal placement algorithm is quite similar to [49]. However, it
builds its thermal resistor network by applying FEM because it optimizes
the thermal issue at the ﬂoorplan level and typically the size and the shape
of each block are quite diﬀerent, compared with a cell level placement.
Several thermal modelling works related to FPGA are also conducted. [50]
implements a System On Chip (SOC) application on FPGA with ring oscil-
lator thermal sensors to validate the corresponding Hotspot thermal model.
[51] develops the CLB thermal placement and validates its model with
HotSpot.
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3 | 3D FPGA Architecture
In this chapter, we present our proposed 3D FPGA architecture based
on the island style 2D FPGA. In Section 3.1, an overview of 3D FPGA
architecture is presented. In Section 3.2, we present the architecture of the
uni-directional routing based 3D FPGA we propose.
3.1 Overview of 3D FPGA Architecture
In this section, we discuss the basic 3D architecture that we use. Fig-
ure 3.1 is a three-layer stacked 3D FPGA which uses face-to-back layout.
As mentioned in the earlier section, this 3D architecture is obtained by
stacking the traditional 2D FPGA. It consists of I/O pad, CLB and 3D
SB, CHANX, CHANY, and CHANZ. Compared with the traditional 2D
FPGA architecture, the most obvious diﬀerence is the 3D SB and CHANZ
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which consists of TSV.
Figure 3.1: 3 layer stacked 3D FPGA
Instead of the conventional 2D SB which consists of four directions, 3D SB
has six directions. The additional 2 dimensions are in vertical direction.
We follow the direction deﬁnition in TPR to name the direction as LEFT,
RIGHT, TOP, BOTTOM, ABOVE, and BELOW. The LEFT and RIGHT
directions are along CHANX. The TOP and BOTTOM directions are along
CHANY. The ABOVE and BELOW directions are along CHANZ.
CHANZ is implemented by TSV which usually takes up large area com-
pared with the size of the unit transistor. Therefore, the number of TSV
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in CHANZ is much fewer than the CHANX and CHANY. Figure 3.2 shows
TSV layout.
Figure 3.2: TSV Layout [8]
In [8], it provides a simpliﬁed model for the TSV’s resistor and capacitor
estimation with corresponding examples. In this thesis, we refer the data
in [8] and come out the following parameters for the TSV we use:
• DTSV = 2μm
• RTSV = 119mΩ
• CTSV = 52.37fF
In additional, we assume that one TSV takes the area cost, ATSV = 16μm2
considering the landing pad and keep out zone as shown in Figure 3.3. Since
we do not have any software tools or reliable resource of TSV data, in this
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thesis, we only can estimate the value from other’s research work which
may not be accurate but should be more or less close to the quantity grade
of the accurate data.
In Chapter 2, we have introduced some parameters to describe the 2D
FPGA architecture. In order to describe the 3D architecture, we add some
additional parameters to describe the 3D architecture as below:
• Wh(planar channel width): the channel width of CHANX and CHANY.
In this thesis, the channel width of CHANX and CHANY always
equals to each other.
• Wv(vertical channel width): the channel width of CHANZ which in-
dicates the number of TSVs that connects two vertically adjacent 3D
SB.
• Nlayer(number of layers): the number of stacked conventional 2D
FPGA dies.
Since the channel width of CHANZ and channel width of CHANX and
CHANY are located in the diﬀerent surfaces, horizontal surface and vertical
surface, it is necessary to diﬀerentiate them with subscripts, h and v. By
using the additional parameters, we now can describe a complete 3D FPGA
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Figure 3.3: TSV Cell
architecture.
Tile is an important concept to describe the FPGA’s architecture. In the
2D architecture, a tile contains a CLB and routing resources associated with
it. If a FPGA can be built by repeating tile, this means the architecture
can be implemented with less design cost and has the good scalability to
any array size. In the 3D architecture, the scalability not only means
expansion to any number of layers in the vertical direction but also means
the spanning in the horizontal direction. Therefore, we also introduce the
3D tile concept as shown in Figure 3.4.
In each 3D FPGA tile, there are a few TSVs which are used to construct
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(a) 2D Tile (b) 3D Tile
Figure 3.4: 2D FPGA and 3D FPGA Tile
the vertical channel, CHANZ. Due to the TSV fabrication constraint, the
number of TSVs in each tile is limited. Furthermore, placing too many
TSVs will increase area of the 3D tile such that it aﬀects the logic density.
Therefore, from the architecture perspective, maintaining the routability
between the CHANZ and planar channels, CHANX and CHANY, will in-
crease the utilization rate of the TSV so that we can place fewer TSVs in
each tile. As a result, we can lower area cost caused by TSVs.
3.2 Uni-directional Routing Based 3D FPGA
Nowadays, the uni-directional routing architecture has replaced the bi-
directional routing architecture in the commercial FPGA design due to
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its better performance of ADP. In this section, we propose the 3D FPGA
architecture, called UNI-3D, based on the uni-directional routing architec-
ture. Unlike the bidirectional routing architecture, the uni-directional rout-
ing architecture requires equal number of tracks whose signals propagate
on it in the opposite directions. Due to the scarcity of TSVs, maximizing
the routability "from and to" the TSV in the hardware design tends to
reduce the number of TSVs demand for placing and routing the netlist and
to improve the delay. In this section, we present our design on raising the
routability for the TSV related connection.
3.2.1 2D Uni-direction Routing Architecture
Figure 3.5 is an example of 2D uni-directional routing based SB with
Wh = 6. For a uni-directional routing architecture, the number of tracks
in a channel must be an even number to pair the tracks carrying signals
either forward or backward. For instance, CHANX’s channel width is 6.
Then there are 3 tracks in which signals transmit to LEFT direction only
and another 3 to the RIGHT direction only. This is diﬀerent from the bidi-
rectional routing architecture where signal can transmit in either direction.
On each side of the SB, the outgoing tracks use multiplexers to switch the
connection with the incoming wire or output pins. The output pins of the
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CLB directly attach to the multiplexer of the corresponding outgoing wire.
The input pins of CLB, the same as the bidirectional case, connect to the
routing tracks by multiplexers.
Figure 3.5: 2D Uni-directional Routing Architecture
3.2.2 3D-SB-1 and 3D-SB-2 3D SB
In this section, we introduce two 3D SBs, 3D-SB-1 and 3D-SB-2, aiming
to increase the routability and to reduce the delay. Compared with the 2D
SB, The 3D SB for the uni-directional routing based 3D FPGA involves the
TSV connection to enable the signal transmission in ABOVE and BELOW
direction.
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Figure 3.6: 3D-SB-1 SB
The 3D-SB-1 is implemented by further adding the connections between
the vertical track and planar track into the 2D Wilton SB, which is intro-
duced in the previous section. The logic connection of 3D-SB-1 is shown
in Figure 3.6. For clarity purpose, we remove the planar track connections
and vertical track connections to planar track connection.
In Figure 3.6, the solid circles in orange color represent the vertical track for
ABOVE connection, and the red color circles are for BELOW connection.
Two mux-separated circles are associated with each color, to represent the
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TSV associated with diﬀerent segments. We use blue, green, orange, and
purple colors to represent the ﬁrst incoming wire at each direction accord-
ing to the track numbering sequence. For the planar track to vertical track
multiplexer, each track, green color for example, connects to the vertical
channel multiplexer to propagate signals to the ABOVE or BELOW direc-
tion. The connection sequence is based on the numbering sequence. For
example, the ﬁrst incoming track from all the four planar sides connects to
the ﬁrst outgoing multiplexer at both the BELOW and ABOVE direction
sides. There is no connection if the sequence number of the n-th incoming
planar track is greater than the total number of the outgoing multiplexer
at the vertical direction. However, for connection from vertical track to the
planar multiplexer, we need to carefully connect to the multiplexers of the
planar side to avoid two vertical tracks attaching to the same multiplexer
so that we can maximize the routability.
On the other hand, for the source of an interlayer net, routing to the vertical
track in 3D-SB-1 depends highly on whether there is a planar path available
to the vertical channel. It not only needs additional planar bandwidth to
ensure the routing, but also increases the delay of the path. To further
improve delay and routability, we propose a new SB named 3D-SB-2, by
adding the output pin to the vertical track connection as shown in Figure
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Figure 3.7: Output Pin to Vertical Track Connection
3.7. For any output pin, we add the switch connection for the vertical
tracks at two adjacent 3D SB. In such way, we expect the routability and
delay can be further improved.
The pseudo code of the 3D-SB-1 and 3D-SB-2 without the output pin
connection is shown in the Figure 3.8. For planar-to-planar track rout-
ing, we adopt the 2D Wilton switch mechanism. If it is planar-to-vertical
track (or outgoing multiplexer) transmission, then the connection follows
the number sequence according to what we explained earlier: the incom-
ing track of the from side, fr_in_track, connects to the vertical outgo-
ing multiplexer, to_mux, with the same sequence number unless the se-
quence number of the incoming track is unable to match a corresponding
outgoing multiplexer. If it is vertical-to-planar track, we align the track-
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The switching algorithm
1: if all tracks planar
2: Use Wilton
3: else if planar-to-vertical track
4: && satisfy number sequence constraint
5: /*from_incoming_track*/
6: to_mux = fr_in_track
7: else if vertical-to-planar track
8: if fr_in_track in BELOW direction
9: to_mux = num_fr_in_track × to_side_index
10: to_mux += fr_in_track
11: to_mux %= num_to_side_mux
12: if fr_in_track in ABOVE direction
13: to_mux = n_fr_in_track × (to_side_index + 1)
14: to_mux += fr_in_track
15: to_mux %= num_to_side_mux
16: else to_mux = fr_in_track
Figure 3.8: SB Pseudo Code
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to-multiplexer connection as our formula stated in the pseudo code line
8 to line 15, where num_fr_in_track is the total number of incoming
track, num_to_side_mux is the total number of outgoing multiplexer,
to_side_index is the respective sequence number of the "to" side (where
we deﬁne from 0 to 5 as the index of the six directions respectively). If the
connection is between vertical tracks, then it travels from the n-th incoming
track to the n-th outgoing multiplexer.
3.2.3 The “Uni-Bi” Multiplexer Switch
Considering a simple scenario that a circuit maps to a 2-layer 3D uni-
directional FPGA, as shown in Figure 3.9a, if, for example, the placement
result shows that 180 nets need to propagate signal from Layer 0 to Layer
1 and the other 180 from layer1 to Layer 0. On the other hand, this
architecture can provide up to 576 vertical tracks of which 288 are for the
direction from Layer 0 to Layer 1 and 288 are for the direction from Layer
1 to Layer 0. Assuming each interlayer net only uses one vertical track,
then there will be 576 − 180 − 180 = 216 unused vertical tracks. That is
37.5% of the total vertical tracks.
Instead of evenly assigning the vertical channel capacity to each direction in
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(a) Balancing Direction Assignment
(b) Unbalance Direction Assignment
Figure 3.9: Unbalance Assignment to Reduce Vertical Channel
Width
the conventional uni-directional routing architecture, assigning the capacity
according to the best optimization result of vertical channel width is able
to reduce the number of TSVs required in the circuit. It means the need
for the ﬂexibility of vertical channel width assignment. In this thesis, we
introduce a new switch called UB switch which is the modiﬁcation from
the conventional wire multiplexer switch used in the uni-directional routing
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Figure 3.10: ”Uni-Bi” Switch
architecture as shown in Figure 3.10.
We add 10 more transistors per multiplexer for the vertical track, includ-
ing 4 pass transistors and one SRAM (comprised of another 6 transistors)
assuming the output of the multiplexer has a buﬀer. We call it “Uni-Bi”
switch because this switch acts as a uni-directional multiplexer switch but
it is conﬁgured from a bi-directional switch. For example, at a random
layer n, TSV n and TSV n+1 have the same track number but in adjacent
segments, n and n+1. We deﬁne from n to n+1 as BELOW direction and
from n + 1 to n as ABOVE direction. By assigning “1” to the SRAM, the
path in green color is turned on and the path in the red color is oﬀ. The
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track acts as an ABOVE direction track. By assigning “0” to the SRAM,
it acts as a BELOW direction track. As a result, we can change the track
direction according to the actual situation. Unlike the bidirectional ar-
chitecture in which each track direction is decided at the routing stage,
we decide the track direction right after the placement stage based on the
placement results.
Figure 3.11: Schematic of UNI-3D with UB Switch
By using UB switch in uni-directional architecture, the vertical channel
width and the respective channel capacity assignment can be decided by
the best optimized placement results on the vertical width. The schematic
of the new architecture is shown in Figure 3.11. We can ﬁnd that, instead
of ﬁxed direction of the signal that the vertical track can carry, the new
architecture allows the direction to be conﬁgurable.
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4 | 3D FPGA EDA
In this chapter, we present our 3D EDA software which is developed from
VPR 5 and HotSpot. Compared with previous work on the EDA devel-
opment, Our EDA software has two contributions. The ﬁrst contribu-
tion is that our software is able to place and route the circuits on the
3D FPGA for uni-directional routing based 3D FPGA. Furthermore, we
propose a new placement algorithm which caters for the uni-directional
routing based 3D architecture because the previous placement algorithm
for bidirectional routing based 3D architecture in [44, 18] is not suitable for
the uni-directional architecture. The second contribution is that we add




Our EDA ﬂow is similar to the VPR power model ﬂow with our modiﬁca-
tion on the VPR 5 for the 3D FPGA architecture as shown in Figure 4.1.
Compared with Figure 2.11, the switching activity ﬁle is used in the place-
ment stage for early power estimation since the thermal calculation requires
the power consumption at each part of the chip. The thermal model is im-
plemented by referring the HotSpot framework. The thermal conﬁguration
ﬁle is added to build the thermal model. Furthermore, the thermal aware
placement can be disabled and enabled at source code level so that we can
also conduct the placement without thermal aware consideration.
We have implemented two kinds of placement. The ﬁrst one is the ordinary
placement which is used for the 3D FPGA placement without thermal cost
consideration. The implementation is similar to [18]. We change the 2D
grid array to the 3D grid array by adding the vertical direction to the
coordinate. In the ordinary placement, we use critical path delay, TSV
placement cost, and 2D bounding box as the circuit placement cost which
is similar to [44] for the bidirectional 3D architecture placement. For the
3D uni-directional placement, we have implemented a new cost function
which will be introduced in the later section.
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Figure 4.1: EDA Flow
The second is the thermal aware placement. The thermal placement is
implemented by referring and combining two programs from the HotSpot
framework. For the ﬁrst step, we use ODIN II to calculate the switching
activity from the input simulation and then we modify the VPR power
model such that we can estimate power consumption of each CLB with the
nets associated with it. Based on power proﬁle estimation, we can further
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obtain the thermal proﬁle we want for thermal cost calculation.
4.2 Uni-directional Placement Algorithm
In this section, we introduce a new placement algorithm improved from
VPR SA algorithm to optimize the TSV usage as well as the vertical channel
width in the 3D uni-directional architecture. Based on our studies, the
previous SA algorithm, such as [44, 18], for 3D bidirectional architecture
is not suitable for the uni-directional architecture because the algorithm
does not consider the characteristic of uni-directional architecture that the
channel capacity is evenly distributed to the ABOVE direction and the
BELOW direction. As a result, it wastes vertical channel capacity if nets
propagate in the BELOW direction are more than the nets propagate in
the ABOVE direction along the vertical channel and vice versa.
Therefore, the uni-directional routing based 3D architecture should have
a new placement algorithm to ensure the vertical channel capacity can be
used eﬃciently such that the demand for TSV is as low as possible with
less penalty on circuit delay or total wire length. For the uni-directional
routing based 3D architecture, we have modify the placement algorithm to
cater it and the result from Chapter 5 shows that the algorithm can achieve
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our optimization goal of TSV reduction.
4.2.1 Placement Algorithm for UNI-3D
Considering UNI-3D architecture, if we can place the circuit in a way such
that the number of signals propagating in the ABOVE and BELOW direc-
tion could be distributed more evenly in each segment along the vertical
channel, it may reduce the vertical channel width. In the previous study,
the SA based placement algorithm is used to place the circuit in the 3D
FPGA to ﬁnd a well trade oﬀ point among the circuit speed, bounding
box, and net spanning in the vertical direction. As shown in Equation
(4.1) (from [44]), Ctiming is the critical path delay cost, Ccong−2D is the
FPGA sum of all 2D bounding box cost of each net and Cspanz is the sum
of the each net cost spanning in the vertical direction. α, β, and γ are
respectively the weights of each cost towards the total cost.
C3D = αCtiming + βCcong−2D + γCspanz (4.1)
However, Cspanz aims to reduce the total number of interlayer nets or the
number of layers that the net can span. Without controlling the speciﬁc
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vertical segments in which a net can span and corresponding propagation
direction, it can lead to several uncertainties in the UNI-3D architecture as
summarized below:
1. At certain vertical segment, the total number of interlayer nets may
far exceed the number of interlayer nets spanning in other segment.
It may lead to the TSV waste at the segment which has fewer number
of nets spanning.
2. At certain vertical segment, the number of nets in the ABOVE direc-
tion may far exceed the number of nets in the BELOW direction and
vice versa. The vertical channel capacity must satisfy largest number
of the nets spanning in the ABOVE direction. This may also lead to
low TSV usage, depending on the gap between the number of nets
spanning in the ABOVE and the BELOW direction.
These two uncertainties can be explained in Figure 4.2 for example. The
solid arrow represents the usage of the channel capacity and the dotted
arrow is the the channel capacity assigned to each direction. Suppose using
Equation 4.1 as the cost function can get the following placement result.
We can ﬁnd that there are more nets spanning in the Segment 2 more than
in Segment 1 and Segment 3. The vertical channel width must satisfy the
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largest number of nets spanning in Segment 2. For some other circuits, it
may be Segment 1 or other segment but we don’t know as Cspanz do not
control net spanning in each vertical segment. This is applied to both the
bi-directional and uni-directional 3D architecture. It is the ﬁrst uncertainty
that Equation 4.1 brings.
Figure 4.2: Example of Nets Spanning in the Vertical Direction
by Using Cost Equation 4.1
On the other hand, if the placement algorithm assigns the vertical channel
capacity to the ABOVE and BELOW direction not equally, it may also
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cause the TSV usage ineﬃcient. In Segment 2, we can ﬁnd that there
are more nets in the ABOVE direction than in BELOW direction and it
cause the waste of the channel capacity in the BELOW direction. This is
the second uncertainty if we use Equation 4.1 as the cost function for the
uni-directional 3D architecture placement.
Therefore, we need to revise the SA algorithm to reduce the TSV demand.
Equation 4.1 is modiﬁed to implement the balance control mechanism in
our algorithm. We remove Cspanz since it only controls the individual nets
spanning in the vertical direction without adjusting the number of nets
travelling in the ABOE and BELOW directions. We add a new cost called
Cuni which controls nets spanning in the vertical direction regarding to the
number of nets at each segment and their respective propagation direction.
The revised cost function is expressed as follows,
Ctotal = αCtiming + βC2D_BB + γCuni (4.2)
where α, β, and γ are the respective weights of each cost towards the total
cost. Ctiming and C2D_BB is the same as Ctiming and Ccong−2D in Equation
4.1 respectively. Furthermore, Cuni is the largest number of nets travelling
in the same direction among all vertical segment. Equation 4.2 is called
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the balance cost function. Similar to Equation 4.1, it represents the trade
oﬀ among delay, wire length, and the net spanning in the vertical direction
with additional concern on the TSV usage for the uni-directional routing
based 3D architecture. The modiﬁed TSV aware placement algorithm is
shown in Figure 4.3.
By applying the balance cost function, the number of nets travelling in
ABOVE or BELOW direction is assigned to almost equal to each other.
Since Cuni is the largest number of nets travelling in one direction among
all vertical segment, the number of nets travelling in each segment is also
balanced to almost equal to each other. As a result, the new cost function
can achieve the purpose to reduce the vertical channel width through this
balancing mechanism. Accordingly, we call this placement algorithm as
"even number", because the vertical channel width is even number based
on the conventional uni-directional routing architecture. Regarding to the
run time, the simulated annealing is highly based the cooling scheduler, if
the scheduler tends to cool down slowly, the run time can be very long with
the large size of the circuit placement. For the individual cost computation,
it does not involve any complex computation, O(n) can be used to represent





Rlimit = InitialRlimit (for planar bounding box only);
while ExitCirterion() == False do  Outer loop
while InnerLoopCriterion() == False do  Inner loop
Snew = GenerateV iaMove(S,Rlimit);
Calculate Cuni,Ctiming,C2D_BB
C = α Ctiming + β  C2D_BB + γ  Cuni
r = random(0, 1);





end while  Inner loop
end while  End Outer loop
Figure 4.3: Modiﬁed TSV Aware Placement Algorithm for
Uni-directional Routing Based 3D FPGA
4.2.2 Placement Algorithm UNI-3D with UB Switch
On the other hand, sometimes, the placement algorithm we propose in the
Section 4.2.1 may also waste vertical track resource due to the fact which is
61
shown in Figure 3.9a. Therefore we propose a more ﬂexible vertical capacity
assignment architecture by involving UB switch described in Section 3.2.3.
Accordingly, we need to develop the placement algorithm accordingly to
achieve our optimization goal for TSV reduction as shown in Figure 3.9b.
This is to be achieved by modifying Cuni such that the number of nets
travelling in the BELOW (Sdown) and the ABOVE (Sup) direction are in a
controlled ratio as shown in Equation 4.3 where η is the ratio. The new cost
computation function allows more interlayer nets travelling in the BELOW




Sup if Sdown <= ηSup
(Sup + (Sdown − ηSup)) if Sdown > ηSup
(4.3)
Accordingly, we also need to modify the EDA ﬂow as shown in Figure
4.4. We name this EDA ﬂow as "place twice". As indicated by the name
of this EDA ﬂow, we conduct two times placements. The ﬁrst placement
uses the same placement algorithm as “even number”. If the results show
that there is possibility to reduce vertical channel width, it will conduct
a second placement. In the second placement, Cuni is modiﬁed such that
Sdown_max : Sup_max = 1.3 (It is logically equivalent to using Sup_max :
Sdown_max = 1.3. The ratio can be altered and 1.3 is for demonstration
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purpose.) to adjust signal propagation directions, allowing more signals
travelling in the BELOW direction and reducing the number of signals
travelling in ABOVE direction. If this placement result can ﬁt into the
vertical channel capacity which reduces the assignment to the ABOVE
direction and maintains the assignment for the BELOW direction, then the
program will proceed to route the circuit with the second placement result.
Otherwise, the program will use the ﬁrst placement result for routing.
4.3 Thermal Placement
In the 3D IC design, thermal issue becomes critical and needs to be resolved
because stacking IC dramatically increases the power density and hence the
chip temperature. Properly placing the circuit can alleviate the thermal
eﬀect and remove the hot spot while with the reasonable delay trade oﬀ.
In this section, we present our thermal placement algorithm framework.
In order to add the thermal cost in the placement algorithm, we need
to know the thermal proﬁle which can be acquired from thermal model.
Furthermore, thermal model requires the input of the power model and
physical model for its calculation as shown in Figure 4.5. Once we can
get the highest temperature of the chip from the thermal proﬁle, it can
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Figure 4.4: Modiﬁed EDA Flow for Further TSV Reduction
be used as the thermal cost in the SA cost function. Equation 4.4 is one
of example for adding thermal cost in the uni-directional cost function we
propose in Section 4.2.2. It represents the trade oﬀ among four placement
costs, delay, wire length, number of nets spanning in the vertical direction,
and the thermal cost of the chip.
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Figure 4.5: Thermal Proﬁle Calculation Flow
Ctotal = αCtiming + βC2D_BB + γCuni + θCthermal (4.4)
where Cthermal is the thermal cost and θ is the weight of the thermal cost
in the cost function. Accordingly, the placement algorithm further involves
the thermal model construction and calculation as shown in Figure 4.6.
4.3.1 Physical Model
The thermal ﬂow is analogous to the electrical current ﬂow. This relation-




Rlimit = InitialRlimit (for planar bounding box only);
Build Thermal RC Matrix Equations;
while ExitCirterion() == False do  Outer loop
while InnerLoopCriterion() == False do  Inner loop
Snew = GenerateV iaMove(S,Rlimit);
Calculate Cuni,Ctiming,C2D_BB,Cthermal
C = α Ctiming + β  C2D_BB + γ  Cuni + θ Cthermal
r = random(0, 1);





end while  Inner loop
end while  End Outer loop
Figure 4.6: Thermal Aware Placement Algorithm (Also
Considering TSV Reduction)
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where Vdiff is the potential diﬀerence and Tdiff is the temperature diﬀer-
ence. I is the current and Q is the power. R and C are the electrical
resistance and capacitance. Accordingly, Rth and Cth are the thermal re-
sistance and capacitance respectively. By constructing the thermal ”RC”
network, we can calculate the thermal proﬁle through the similar method
for solving the electrical current ﬂow.
In the previous works on thermal proﬁle, compact thermal model is widely
used to construct the thermal "RC" network for thermal modelling. In
this thesis, we also use this model for the thermal modelling. Referring the
work in [52], we use the HotSpot to construct 3D FPGA’s thermal "RC"
network in our 3D architecture. In additional, we deﬁne thermal tile which
is similar to the 2D FPGA tile deﬁned in [1], as the basic thermal block in
the thermal calculation.
Figure 4.7 is one layer of 3D FPGA. For clariﬁcation purpose, we use one
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Figure 4.7: Thermal Tile and Thermal Area
circle to represent all TSVs that connect to the respective 3D SB. A thermal
tile is deﬁned as the chip area which contains a CLB and routing area
surrounding it. Each SB adjacent to a CLB contributes one quarter of
its area to the thermal tile. Compared with the conventional tile deﬁned
in [1] whose deﬁnition focuses on the components and repeatable in each
tile, the thermal tile’s deﬁnition focuses more on constructing homogeneous
thermal resistor for each block to simplifying the calculation. From the
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area perspective, the area of a thermal tile is the same as the area of a
conventional tile.
We use the lumped model to calculate the thermal resistance of the each
thermal tile in both vertical and horizontal direction and we assume that
the thermal resistance is homogeneous across each die which is shown in
Figure 4.7. Although in this work we do not explicitly shows the thermal
resistance diﬀerences caused by TSV which is mainly composed by copper,
we think our model is a valid assumption. It is because, in our 3D architec-
ture, the TSV is homogeneously distributed among each SB, and we use a
repeatable thermal tile as the grid to calculate the thermal proﬁle so that
the lumped resistance in each thermal tile should be the same.
We exclude the the area of the 4 edges of FPGA which is the parts outside
the dotted-line square in Figure 4.7. It is because as the size of the FPGA
grows, the weight of those areas becomes less signiﬁcant. In addition, power
density at those areas is not high compared with the power density at the
central part. For the actual 3D layout, the I/O pad may not be allocated
in every layer. Due to above reasons, we think exclusion of those areas only
cause little impact on the result accuracy.
In the vertical direction, there are several thermal conductive layers, die
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Figure 4.8: Heat Flow and Conductive Layers
layer, dielectric material layer between two adjacent die layers, heat spreader
layer and heat sink layer. Figure 4.8 is a three-die stacked 3D FPGA for
example. It is composed of 6 thermal conductive layers, three silicon layers
(Layer 0, Layer 1, and Layer 2), two interlayer dielectric material layers, one
heat spread layer, and one heat sink layer. If there are more dies stacked,
additional layers should be added according to the example of Figure 4.8
for the die layer and interlayer dielectric material layer. For a Nlayer stacked
3D FPGA, the number of thermal conductive layer is based the following
equation,
Nthermal = 2 + 2×Nlayer − 1 (4.7)
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where, Nthermal is the number of thermal conductive layer. In this work,
we assume that the major heat ﬂow happens in the vertical direction in-
dicated by the heat ﬂow arrow in Figure 4.8. It is because chip is usually
packed with dielectric material whose thermal resistivity is also high and
the thermal resistance in the lateral direction is usually higher than the
vertical direction. We can easily conclude it by considering the cross area
and the following equation for thermal resistance calculation:
Rth = t/(k × A) (4.8)
where k is thermal resistivity. A is the cross section and t is the length.
Similar to the calculation of the electrical resistor, the thermal resistance
decreases with the increment of the area of the cross section and increases
with the increment of the length. Figure 4.9 shows a thermal block whose
dimension is 2a × 2a × b (b is a few times smaller than 2a). Suppose the
center of the top surface is the base point and we apply the ﬁnite diﬀerence
method. Then the lateral thermal resistance due to the base point is 1
2bk
and the vertical thermal resistance due to the base point is b
4a2k
. As a
result, we can ﬁnd that the lateral thermal resistance is larger than the
vertical resistance and the heat ﬂow is mostly towards the direction with
less thermal resistance. In addition, length of a chip die is much longer
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than its thickness. Based on above reasons, it is valid to assume that there
is no heat exchange between the thermal layers we deﬁne and the chip
package material in the lateral direction. However, we do consider the heat
exchange in the lateral direction among each thermal tile.
Figure 4.9: Thermal Block
4.3.2 Power Model
The power modelling is important for the thermal modelling. It is because
the temperature variation is, in fact, caused by the diﬀerent power density
at each part. Since we use the thermal tile as the unit for thermal "RC"
network construction, we calculate the power based on each thermal tile.
In either 2D or 3D chip, the power consumption can be categorized into
three parts, dynamic power, static power and short circuit power. The
dynamic power is generated by charging and discharging the capacitors in
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(a) Static Power Current (b) Short Circuit Current
Figure 4.10: Example of Static Power and Short Circuit Power
where Pdyn is the dynamic power consumption, CL is the load capacitance
of the device output which is contributed from the parasitic capacitance of
the input/output of the gate and metal wire. VDD is the voltage applied to
the circuit. f0→1 is the dynamic power transition frequency at each device
node, such as input or output of a gate. Due to the delay of the metal
wire and the gate delay, the dynamic power transition frequency at each
node may not be the same. In addition, the dynamic power transition
frequency is also called the switching activity which is computed by ODIN
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II as shown in Figure 4.1. The static power is also called leakage power,
which is caused by a small amount of current ﬂow from VDD to GND while
there is no switching activities as shown in Figure 4.10a. The short circuit
power is caused also by the current ﬂow from VDD to GND. It happens
in the transition state of high-to-low or low-to-high in which both NMOS
and PMOS are not completely turned on or oﬀ and causes the current ﬂow
from VDD to GND as shown in Figure 4.10b. The detailed calculation of
the three types of power is from the VPR power model [35, 22].
From the aspect of the FPGA components, the power of each thermal tile
can be classiﬁed as the CLB power and routing power. The CLB power is
relatively easy to be computed. The most diﬃcult power estimation is the
routing power. It is because how each net routes in the FPGA can only
be decided after the routing. During the placement, the routing power can
only be estimated, though it is not accurate.
To calculate the net power, we ﬁrstly deﬁne the shortest distance between
the source and the sink. The shortest distance is deﬁned as the sum of
coordinate diﬀerence in the absolute value form along each axis in Cartesian
coordinate system, as shown in Equation 4.10.
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Dshortest = |Δx|+ |Δy|+ |Δz| (4.10)
where Dshortest is the shortest distance between source and sink. Δx, Δy,
and Δz are the diﬀerence of the source and sink along x, y, and z direction
respectively. Follow the shortest path between the source to its respectively
individual sink, we can calculate the corresponding power consumption.
The net power is redistributed in a way such that for each source to its
corresponding sink path, we assign half of power to the thermal tile where
the source is located and the other half to the thermal tile where the sink
is located. If a source has multiple sinks. Then, we sum each half power
between the source and each sink. Although this calculation for the net
power is inaccurate, we think this way can generally indicate the power
distribution in the 3D chip. For example, if the source has multiple sinks,
it has multiple paths in order to distribute the signal to each sinks. As
a result, the net power density around this source should be higher than
the source with only one or two sinks. The power consumption in each
thermal tile can be calculated by summing up the power consumption in
the routing area and the CLB in the thermal tile.
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4.3.3 Thermal Model
The thermal model is referred from HotFloorplan and HotSpot 3D thermal
model which are part of HotSpot framework. The HotFloorplan is used
for the thermal aware 2D ﬂoor planning and HotSpot 3D thermal model is
used to estimate the temperature variation for the 3D IC. Considering the
Hotﬂoorplan uses SA based algorithm for the thermal aware ﬂoor planning.
We use the HotFloorplan as the base and add the layer structure of HotSpot
3D thermal model.
Diﬀerent from the HotFloorplan, each block size, the size of thermal tile,
in our model is much smaller than the block size used for ﬂoor planning.
In addition, the dimension of each block is ﬁxed and we assume that each
thermal tile is a square with identical width.
In order to average the temperature, we use the highest temperature as
the thermal cost. For each block movement in the 3D FPGA placement,
we update the estimated power consumption in each thermal tile and then
calculate the temperature proﬁle through the thermal model. The cost
function is Equation 4.4.
However, one drawback is that the time consumed by the thermal aware
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placement is much longer than the placement without the thermal aware.
Besides of possible long run time from the SA itself, the computation com-
plexity for the thermal cost is O(n2). As a result, in each movement, the
cost function complexity becomes O(n2). It is much slower than the cost
function computation without thermal cost. We will improve the speed in
the future work.
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5 | Design Space Exploration
In this chapter, we present our ﬁnding on the uni-directional routing based
3D FPGA, the placement algorithm, and thermal evaluation by using EDA
software we develop. The architecture parameters we extract are based on
65nm process technology. In section 5.1, we use diﬀerent CB ﬂexibility of
the input to investigate the variation of delay and area relationship. In
section 5.2, we evaluate the placement algorithm we develop with diﬀerent
cost weight on Cuni. In Section 5.3, we evaluate the architecture with
diﬀerent 3D SB and the architecture with UB switch. In section 5.4, we
evaluate the thermal placement algorithm and the corresponding thermal
proﬁle.
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5.1 Architecture Exploration on Input CB Flex-
ibility, Cin
In the previous study on the 3D bidirectional architecture, the number of
stacked layers associated with the delay reduction has already been stud-
ied. Because the uni-directional routing based 3D architecture is similar
to the bidirectional routing based 3D architecture. Therefore the bidirec-
tional and the uni-directional routing based 3D FPGA architecture should
have similar delay reduction associated with the number of layer stacked.
Although some variation may come from the diﬀerences of the routing
topology and placement algorithm, the tendency should be similar to the
observation from [18]. Yet none of previous works reveals delay, area, and
channel width change associated with the change of CB ﬂexibility which is
an important factor of the variation among area, delay and routability. In
this section, we explore how the CB ﬂexibility varies area and delay in the
uni-directional based routing architecture.
Regarding to the experiment setup, we use the uni-directional routing based
3D FPGA with Nlayer = 5, n = 4 and unit segment length as the base 3D
FPGA. We also compare with the 2D uni-directional routing based baseline
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FPGA. The modelling is under 65nm process technology and we assume
that a TSV costs 16μm2 chip area.
Figure 5.1: Average Planar Channel Width Variation Due to Cin
To evaluate Cin, we ﬁx Cout to be 1 and increase Cin from 0.2 to 1 with 0.2
increment each time for both 2D and 3D architecture. In addition for the
3D architecture, we use 3D-SB-2.
Figure 5.1 is the average planar channel width variation for both 2D base-
line FPGA and 3D FPGA. We can see that the channel width for 2D FPGA
reduces almost linearly with the Cin increasing from 0.2 to 1. In addition,
the channel width of Cin = 1 uses about 90% of the channel width while
Cin = 0.2. Similar relationship also holds for the 3D architecture. We can
see that the widest channel width happens while Cin = 0.2. Compared with
Cin = 0.2, the average channel width is reduced about 20% when Cin = 1.
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Figure 5.2: Average Routing Area Due to Cin
Figure 5.3: Average TSV Used Per Tile Due to Cin
On the other hand, Figure 5.2 shows the variation of routing area in a tile
translated into the number of minimum size transistors. We exclude the
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area of the CLB since both 2D and 3D FPGA architecture uses the same
CLB architecture so that it can be more clear to see the changes in the
routing area. We can ﬁnd that, for the 2D baseline FPGA, the routing
area increases according to the increase of Cin. For Cin = 1, it requires
about 10% more routing area than the architecture of Cin = 0.2. The
routing area of 3D architecture does not increase with the increase of Cin.
Figure 5.3 is the average vertical channel width (same as the number of
TSV in a tile) required for routing the benchmark circuits. We can ﬁnd
that under the same cost function parameters, the required vertical channel
width behaves like a second order curved and achieves its minimum value at
Cin = 0.6. The highest average number of TSV per tile appears when Cin =
1. It is somehow beyond our expectation that the average number of TSV
per tile should reach its minimum value when Cin = 1. From Figure 5.3,
we can preliminarily conclude that under diﬀerent 3D FPGA architecture
parameters, it requires corresponding cost function and parameters to be
adjusted in order to achieve fewer TSV demand since it is favorable for the
physical layout and logic density improvement.
Figure 5.4 shows the both 2D and 3D FPGA delay vary according to Cin.
We can ﬁnd that there is no much diﬀerence on the delay improvement
with the increase of inputs ﬂexibility, except for the 3D architecture when
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Cin = 1. For Cin = 1, we can see that there is the obvious delay drops in
the 3D architecture. Compared with its 2D counterpart, the delay can be
reduced by 31.8%.
Figure 5.4: Average Delay Due to Cin
Figure 5.5 shows Routing Area Delay Product (RADP). We normalize
all the data to the value of 2D architecture while Cin = 0.2. Since in
previous studies, the conclusion of routing area is dominant is based on the
evaluation of commercial FPGA which has very large channel width, this
conclusion may not be held in our evaluation because the channel width we
use is around the minimum routable channel width for diﬀerent benchmark
circuits.. Therefore adding the area of CLB may not be convenient for us
to observe the changes due to routing area and we exclude the area of CLB
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and focus more on the routing area. Based on the data shown in Figure
5.5, we can see that the RADP value achieves its minimum, 0.6, for the 3D
architecture while Cin = 0.4. But the variation for the 3D architecture is
not so obvious for 3D architecture compared with 2D architecture. For the
2D architecture, RADP value tends to increase with the Cin. In general,
the RADP value of 2D baseline architecture is about 1.6− 1.7 times of the
3D architecture.
Figure 5.5: RADP Product Due to Cin (Norm to 2D
Architecture while Cin = 0.2)
By crossing comparison among Figure 5.2, 5.4, and 5.5, we can expect that
the ADP which considers the whole tile area would achieve its minimum
value with Cin = 1 due to minimum value of the average delay.
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5.2 Placement Algorithm Exploration on The
Weight of Cuni
In this section, we look into eﬀect caused by varying the weight of Cuni in
the placement cost function. The weight of Cuni, γ, is varied from 0.2 to 1.
At the same time, we keep the following conditions so that the sum of each
weight is 1 and the cost weights of the delay and 2D bounding box are the
same.
α + β + γ = 1 (5.1)
α = β (5.2)
At the 3D architecture side, we use a 5-layer 3D FPGA with Cin = 0.2,
Cout = 1, 3D-SB-2 SB, and unit length segment.
Figure 5.6 shows the planar channel width varies according to the γ. From
the graph, we can ﬁnd that at Cuni = 1 the largest channel width appears
due to the absence of bounding box controlling parameter C2D_BB. Except
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for the planar channel width when γ = 1, the next largest channel width
happens at γ = 0.4. It is about 1.23 times of the smallest planar channel
width at γ = 0.6. However, we cannot ﬁnd any obvious trends of the
planar channel width variation, except the result at γ = 1 when the weight
of C2D_BB, β, becomes 0 as well as the weight of Ctiming, α.
Figure 5.6: Average Planar Channel Width Variation Due to
Cuni Weight γ
Accordingly, the routing area follows the similar trend shown in Figure 5.7.
It is because the number of transistors in a tile is largely decided by the
channel width and the average TSV used in a tile is not varied signiﬁcantly
at the same time as shown in Figure 5.8.
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Figure 5.7: Average Routing Area Due to Cuni Weight γ
Figure 5.8: Average TSV Used Per Tile Due to Cuni Weight, γ
In Figure 5.8, we can see that the vertical channel width declines with
increase of the γ. At γ = 1, the vertical channel width achieves its minimum
which is about 12% fewer than the vertical channel width when γ = 0.2.
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Figure 5.9: Average Delay Due to Cuni Weight, γ
In Figure 5.9, we can observe that the average delay variation does not
changes much with increase of γ except at the points where α = 0, β = 0.
This is in the prediction since at γ = 1, there is no cost parameters to
optimize the circuit delay. Compared with delay values in the Figure 5.4,
the average delay at γ = 1 even exceeds the value of 2D baseline FPGA.
Figure 5.10 indicates the variation of RADP. We can ﬁnd that, as far as
the weights, α and β, are none zero, the RADP does not vary too much
with diﬀerent value of γ. As a result, we can conclude that the value of
Cuni itself is much larger than the other two costs presented in Equation 4.2
such that the variation of the corresponding weight does not aﬀect much
on the RADP when the weights of the other two costs are none zero. With
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Cuni presenting only in the cost function, it has poor critical path delay.
Hence, Cuni’s eﬀect is limited to regulate the vertical channel width. The
cost of Ctiming and C2D_BB must be kept in the cost function in order to
achieve better delay results.
Figure 5.10: RADP Due to Cuni Weight, γ (Norm to 3D
Architecture while γ = 0.2)
5.3 3D Architecture with UB Switch V.S. 3D
Architecture without UB Switch
As introduced in Section 4.2.2 and 3.2.3, the direction of the UB switch is
able to be conﬁgured so that the TSV can be used more eﬃciently without
the constraint of predeﬁned propagation direction. In this section, we con-
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duct a preliminary study by making the compare between 3D architecture
without UB switch and 3D architecture with UB switch.
Figure 5.11: Average Delay
Figure 5.11 describes the average delay comparison among 2D baseline
FPGA, 3D FPGA using SB 3D-SB-1 and 3D-SB-2 with "even number"
placement, and 3D FPGA using 3D-SB-1 and 3D-SB-2 but with UB switch
and "place twice" placement. As a result, we can observe that the 3D ar-
chitecture shows signiﬁcant delay reduction compared with the 2D baseline
FPGA. However, the diﬀerences of delay among the 4 cases of 3D architec-
ture are not signiﬁcant. Similar trends of the average planar channel width
can be observed from Figure 5.12.
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Figure 5.12: Average Planar Channel Width
On other hand, we can ﬁnd that the vertical channel width which indicates
the number of TSV placed per FPGA tile shows some obvious improvement
over the previous work. The previous work indicates that in average, 4.5
TSVs per tile are required. We also use the previous 3D SA placement
algorithm to place the 3D uni-directional architecture with 3D-SB-2 and it
shows that it requires more TSV per tile. By adopting our "even number"
placement, we can ﬁnd that the number of TSV required per tile can be
reduced below the value of previous work and even lower while using UB
switch and "place twice" placement. However, the "place twice" placement
in trade oﬀ requires more time for the circuit placement.
Regarding to the routing area, we can ﬁnd that 3D architecture tends to
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Figure 5.13: Average Vertical Channel Width
Figure 5.14: Average Routing Area
use less area compared with 2D baseline. It is because of the signiﬁcant
reduction of planar channel width. In addition, we must admit that the
TSV area used here is an ideal case. In the actual physical layout the area
of 3D architecture per tile may even exceed the 2D baseline architecture’s
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tile due to the TSV’s present. But we cannot estimate the diﬀerences here
since it depends on various factors such as fabrication process and diameter
of the TSV. Due to the constraint of TSV fabrication technology, the fewer
number of TSVs in the circuit, the better for the layout and area saving.
Figure 5.15: RADP
Figure 5.15 shows the routing area delay product. We can observe that
signiﬁcant less RADP value in 3D architecture can be achieved, compared
with the 2D baseline architecture. Since we expect more area penalty of
TSV placement while using, the RADP value should be higher than the
value indicated in Figure 5.15. It is because the TSV area calculation is
based on the ideal case.
93
5.4 Thermal Placement Exploration
The thermal aware placement algorithm is the combination of HotSpot
thermal model with VPR so that we can alleviate the temperature issue
raised by the high power density. In the 3D stacking architecture the tem-
perature raises faster than the 2D architecture since the 3D architecture
dramatically increases the logic density as well as the power density. There-
fore, in the 3D architecture, the thermal issue needs to be resolved in order
to maintain the circuit reliability.
Figure 5.16: Thermal Proﬁle of Layer 0
Equation 4.4 is the cost function of the thermal aware placement algorithm.
We use α = 0.2, β = 0.2, γ = 0.4, and θ = 2 as the weight of each cost.
θ = 2 is used here because the power generated by the benchmark circuit
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cannot generate enough diﬀerence and we need increase the cost through
its weight so that the eﬀect can be more obvious. One of drawback of this
thermal aware placement is that the time needed to ﬁnish is too long. For
example, we use the Linux virtual machine with I5 dual core laptop, the
running time for the placement is about 4 to 5 hours for the benchmark
circuit, bigkey. It is not practical for industry design since the time cost is
too much. In this section, we only demonstrate how it works and what is
the result looks like.
Figure 5.17: Thermal Proﬁle of Layer 1
Figure 5.16 to 5.20 show the proﬁle of each layer in a 5-layer stacked 3D
FPGA by using thermal aware placement algorithm while placing bigkey
benchmark circuit. We record the estimated thermal proﬁle after the com-
plete of the placement stage. Since we do not involve the thermal aware
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routing, we think plot the estimated proﬁle here should be fair to evaluate
the thermal placement algorithm. Through Figure 5.16 to 5.20, we can ﬁnd
that temperature drops from Layer 0 down to Layer 4.
Figure 5.18: Thermal Proﬁle of Layer 2
Figure 5.19: Thermal Proﬁle of Layer 3
In overall, based on our simulation, the highest temperature in the 3D
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Figure 5.20: Thermal Proﬁle of Layer 4
architecture is 298.727K at Layer 0 and the lowest temperature is 298.352K
at Layer 4. It has about 0.375K diﬀerence. On the other hand, we also try
to compare with estimated thermal proﬁle without the temperature cost.
It shows that the hottest temperature is 298.731 at Layer 0 and the lowest
temperature is 298.355K. The diﬀerence is 0.376K. At the same time, we
record other factors such as delay and channel width as shown in Table 5.1.
From Table 5.1 we can ﬁnd that the trade oﬀ is the increment of the delay.
On the other hand, bigkey is not a good benchmark for demonstration.
Larger size of the benchmark may be better. But it takes too long time
for the thermal aware placement. We need to research on a new solution

















23.0 298.731 20 2
Table 5.1: Placement Method Compare
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6 | Conclusion and Future Work
In this thesis, we present our work on architecture and EDA of a uni-
directional routing based 3D FPGA aiming to reduce the number of TSV
placed between two layers and to resolve the thermal issue caused by the
high power density of 3D stacking architecture.
Our result shows that, by applying the 3D architecture, the delay and
planar channel can be signiﬁcantly reduced by 25% to 30%, compared with
the 2D baseline architecture. Regarding to the TSV usage, our improved
placement algorithm together with the new UB switch is able to use about
16% less TSV for the signal propagation in the vertical direction. The
RADP value shows that more than 30% of reduction can be achieved.
However, due to the ideal assumption on the area cost of TSV, the value
needs to be adjusted by the actual physical layout parameters.
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On the other hand, we combined two open source software VPR and Hot-
Sport to enable the thermal aware placement. Based on the simulation
result, we can ﬁnd that the thermal issue can be alleviated. However, this
placement algorithm is not practical due to a very long processing time for
the placement. For the purpose of research, it is good for us to know what
happens while applying the thermal placement algorithm.
For the future work, we will focus on speeding up the placement time
while keeping reasonable circuit speed. Furthermore, we will continue to
investigate the UB switch and conﬁgurable direction in the vertical channel
for both hardware and EDA software to further improve the TSV usage as
well as the delay.
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